Advantech PCI-1757UP Dokumentacja Pobierz pdf (Strona 24)

20 PCI-1757UP User's Manual

Interrupt Source Control

The "mode bits" in the interrupt control register determine the allowable

sources of signals generating an interrupt. Bit 0 and bit 1 determine the

interrupt source, as indicated in Figure 3-1. Table 3-3 shows the

relationship between an interrupt source and the values in the mode bits.

M1:M0

CLR

VCC

CLK

PC0

PC4

INT

CLEAR INT

Figure 3-1: Interrupt sources

M1 M0 Description

0 0 Disable interrupt

0 1 Source = PC00

1 0 Source = PC00 & PC04

1 1 No used

Table3-3: Interrupt mode bit values

Interrupt Triggering Edge Control

The interrupt can be triggered by a rising edge or a falling edge of the

interrupt signal, selectable by the value written in the "triggering edge

control" bit in the interrupt control register, as shown in Table 3-4.

1 2 ... 19 20 21 22 23 24 25 26 27 28 29

Brak uwag

Advantech PCI-1757UP Dokumentacja Strona 24